Abstract-IEC 1000-3-2 regulations impose a reduced harmonic content on any converter with an input power higher than 75 W. However, if the power architecture of the system is based on small on-board converters, and the total power is higher than 75 W, IEC regulations must be fulfilled although each individual converter need not comply with the regulations. In this paper, one of the different possible solutions is presented. Each on-board converter has an active input current shaper (AICS) in order to reduce the input current harmonic content of each converter and, hence, to comply with IEC 1000-3-2 regulations. Moreover, two different types of AICSs were compared: the conventional one and a new type of AICS based on a full-wave rectifier.
I. INTRODUCTION

C
ONTINUOUS increase of nonlinear loads connected to the mains is the main cause of the high harmonic pollution that appears in the public energy supply system. To reduce the effects of the high harmonic content, several regulations came into force in recent years: IEEE 519 (U.S.) and IEC 1000-3-2 (Europe) being probably the most important. The philosophies of these regulations are completely different, even though their objectives are almost the same. IEEE 519 regulates the harmonic content at the point of common coupling (PCC) and IEC 1000-3-2 regulates the harmonic content of each type of electrical equipment. In the latter case, only converters with an input power higher than 75 W need to comply with the regulations. However, a system driving more than 75 W may be composed of several smaller converters, each one of them driving less than 75 W. In this case, the whole system must comply with IEC 1000-3-2 regulations even though each one of the small converters need not. To solve this problem, several solutions are possible.
The traditional approach uses a boost converter operating as a resistor emulator to perform power-factor correction (PFC) and the second stages are conventional dc/dc converters. In this solution, the intermediate dc bus is quite regulated and, as a consequence, the dc/dc modules can be very optimized. Moreover, the input current will have an almost perfect sinusoidal waveform which, of course, meets IEC 1000-3-2 regulations. However, the goal of this standard is not to have such input current but just to keep the value of each current harmonic below an upper limit. Besides, this limit depends on the application because the IEC standard classifies the electrical equipment in four classes: Class A, Class B, Class C, and Class D. In fact, an advantage of this solution is that the input current will meet any type of regulations even if they change in the future.
Another solution is proposed in this paper. Instead of using a big PFC converter at the input stage, we can use small AC/DC converters and each one of the low power modules can perform some harmonic content reduction to allow the whole system to meet the regulations. In this case, the input current will not be sinusoidal but its harmonic content will be below the allowed limits. The cost will be probably lower and the efficiency might be higher. However, if the current harmonic limits change in the future and they become more stringent, the converter could not meet the regulations.
The topology chosen to reduce the harmonic content is the active input current shaper (AICS) [1] . It is a recently proposed single-stage solution and it only adds a small amount of extra components. Moreover, it does not recycle all the energy twice and, so, the efficiency obtained is quite high.
II. DESCRIPTION OF THE SYSTEM
The system that is explained in this paper is a part of a study to develop a new power distribution system for telecom equipment. The increasing demand for new added services in telecommunication equipment is forcing service providers to install many information systems (datacom equipment) in telecommunication facilities. France Telecom estimates that datacom equipment in telecom facilities represent more than 50% of total equipment.
Bearing in mind that datacom equipment is usually fed from the ac mains and telecom equipment is usually fed from 24, 48, or 60 V, the idea is to unify both systems in order to optimize the power conversion chain, not only from the point of view of the energy process but also from the point of view of the system cost. To evaluate this approach, ALCATEL, Madrid, Spain, studied the development of a new power distribution system for one of their products, in this case, the MSAN 1540 telephonic exchange system. Fig. 1(a) shows the current dc distributed architecture. As can be seen, the front end consists of a two-stage converter (ac/dc dc/dc) with a 48-V output voltage. This dc bus is used to feed all the telecom equipment (line cards, etc.), which in general will have another dc/dc converter at the input. The front end of the system also operates as an online battery charger. In case of a line failure, the 48-V batteries will feed the system in order not to interrupt the service. Moreover, the 48-V dc bus also feeds the Datacom equipment using a dc/ac converter. It should be noted that the energy used by the telecom equipment is processed twice and the energy used by the datacom equipment is processed three times as far as this equipment also has its own ac/dc power supply.
If the system needs to meet IEC 1000-3-2 regulations, the input converter should be a PFC converter and, taking into account the total power, it seems advisable to have a unity PFC converter.
As can be seen, the energy process is not too efficient because the power conversion chain has too many steps. For this reason, it was decided to study an alternative approach in order to improve the current system. Fig. 1(b) shows the novel ac distribution architecture for the ALCATEL MSAN 1540 system. As can be seen, the idea is to distribute a rectified ac voltage to all the power supplies of the system. Therefore, the front end will be just a diode bridge and all the converters will be fed by the rectified line voltage. Moreover, the input current will be formed by the input currents of different converters and not by the input current of a single converter as in the previous case. Therefore, we can use different strategies to meet IEC 1000-3-2 regulations as far as this standard should be met at system level. In this case, the solution used was the following.
• The add drop multiplexer (ADM) converter is a centralized ac/dc converter with unity PFC that feeds the ADM rack. The maximum power is about 150 W.
• The high-voltage converter is a converter with unity power factor that provides different high voltages ( 32 V, 41 V, 51 V, 92 V) for the analog and digital cards. The maximum output power is 300 W. • Finally, it was decided to feed the auxiliary circuitry of the line cards with small ac/dc modules directly connected to the mains and performing some input current harmonic reduction but not unity PFC. The system is formed by 40 low-power modules, ten of them driving 12 W and 30 of them driving 6 W (the total power driven by the line cards is 300 W). Each converter has two outputs ( 5 V and 5 V) and they should have a fast output voltage regulation because they are going to feed the electronic circuits of the line cards. Each low-power module will perform some input current harmonic content reduction but the goal is that the whole system meets IEC 1000-3-2 regulations. Therefore, the low-power modules will just reduce its harmonic content in order not to penalize excessively the input current waveform of the whole system. Taking into account that the power handled by each module is very low (12 or 6 W) and that the size constraints are very strict, the topology chosen must be as simple as possible, and also, as efficient as possible.
In the case of the novel architecture proposed, the backup will be provided by high-voltage batteries (264 V ) as the input voltage range is the European voltage range (190-265 V rms). Thus, in case of a line failure, the batteries can feed all the converters directly. With this configuration, the batteries are not online and, therefore, we also need a bypass system in order to connect them to the power rail. Nevertheless, the battery charger can be very small because it only needs to be rated to approximately 10% of the total power. It should also be noted that both telecom and datacom equipment used in this architecture can operate with a dc voltage at the input.
III. FLYBACK WITH AICS
Several topologies were considered to be used for the 12-W low-power modules. In this paper, we will show the results of one of them: the flyback converter with AICS [1] , [4] . The main specifications of the converter are presented in Table I .
In this application, size and cost are of primary concern, so the topology must be as simple as possible in order to minimize these parameters. Moreover, efficiency must be as high as possible, so the best solution is a single-stage topology in which the energy is recycled less than twice.
The AICS meets all these specifications because it is a very simple solution (it only adds two diodes and two extra inductors) and it recycles a small amount of energy, so the efficiency penalty is not too high. Moreover, the AICS is a very versatile solution because it can be implemented in many different types of converters. In this case, the power level is very low so the topology chosen was a flyback converter. In addition, the output voltage is quite low (5 V) so synchronous rectification is mandatory in order to obtain good efficiency. This is a very important point because in order to obtain the best possible performance of the synchronous rectifiers (SRs), the output inductor must operate in the continuos conduction mode (CCM). In fact, when self-driven synchronous rectification (SDSR) is used, discontinuous conduction mode (DCM) does not exist because MOSFETs are bidirectional devices. Therefore, when the inductor current goes down to zero, instead of staying at that value, it becomes negative.
In most of the other single-stage solutions [5] , [6] , the output inductor (or the flyback's transformer in case of flyback-derived topologies) must operate in the DCM to keep the voltage across the bulk capacitor at reasonable levels. Therefore, it is impossible to implement SDSR on them.
A. Operation Principle of the AICS
The AICS is based on the use of an additional output of the converter and its connection between the input rectifier and the bulk capacitor. This additional output should have some special characteristics in order to reduce the input current harmonic content and meet IEC 1000-3-2 regulations.
This additional output used in the AICS is called delayed output and it is based on the use of a forward-type output with a delaying inductor . The output voltage equivalent circuit of this converter is slightly different from a conventional type output because it consists of a voltage source and a loss-free resistor [1] , [4] . Thus, if we connect a delayed-forward-type output between the input rectifier and the bulk capacitor, the equivalent circuit and the input current waveform shown in Fig. 2 are obtained. As can be seen, the input current waveform consists of a piece of sinusoid: on the one hand, when the input voltage is lower than the diodes of the rectifier bridge are reverse biased and the input current is zero, being the voltage across the bulk capacitor; on the other hand, when the input voltage reaches the value , the input current is as follows:
Thus, while the input voltage is higher than the input current will follow the input voltage and, if the latter is sinusoidal, so will be the input current. Choosing the appropriate values of and it is possible to obtain any conduction angle and, therefore, IEC 1000-3-2 regulations [1] , [7] can be met for any power level. This equivalent circuit is not affected by the output stage operation mode (CCM or DCM), so it can operate in CCM and SDSR can then be used. However, it should be noted that the expression of depends on the operation mode as far as usually depends on the output voltage.
The final configuration of the converter is shown in Fig. 3 . The only difference between a conventional flyback converter and a flyback-AICS are two extra diodes and two extra inductors. Thus, the size increase (and the cost increase) due to the PFC feature is quite small. It should be noted that the output voltage preserves fast regulation as in a conventional flyback converter. Fig. 3 also shows the main waveforms of the delayed output and Table II shows the main expressions obtained in [1] .
In order to meet IEC 1000-3-2 regulations, we should choose an appropriate value for the conduction angle at nominal conditions. In [1] , it was demonstrated that a of about 68 was large enough to meet the regulations. The larger this angle is, the lower the harmonic content is. However, if this angle is too large, the recycled energy will also increase and, as a consequence, the efficiency will be lower. The value of can be easily calculated using the expression obtained in [1] (2)
In this case, should be the maximum output power, the nominal input voltage (peak value) and the nominal conduction angle chosen. A good tradeoff is to choose an angle of about 80 -90 . Therefore, from (2), we obtain and, as a consequence, the values of the delayed output inductors are: mH and mH (about four times greater). The switching frequency is 100 kHz. In this topology, the conduction angle depends on the input voltage and the output power as Fig. 4(a) shows. However, IEC 1000-3-2 regulations should only be met at maximum power and nominal input voltage. Therefore, the first design rule is to choose a conduction angle large enough to meet the regulations at this operating point.
The main drawback of this topology is the increase of the voltage across the bulk capacitor. In this case, the maximum voltage across the bulk capacitor was about 500 V (at 264-V input voltage and minimum power). The peak value is not excessive but large enough to prevent 450-V-rated capacitors from being used. Fig. 4(b) shows the voltage across this capacitor in a flyback-AICS converter. It should be noted that the maximum value of this voltage could be reduced if we used a separated winding for the delayed output.
In this case, we have another degree of freedom (the delayed output turns ratio) and we can design in a different way. However, the transformer is more complicated to design because it has another winding. In this case, the transformer used was a planar one and the windings were integrated in the printed circuit board (PCB). Therefore, it is very important not to have a lot of windings because the number of turns available is quite small.
B. AICS Based on a Full-Wave Rectifier
However, if we have enough space to implement the delayed output winding as a separate winding, we can use a much better solution. In this case, we can use an AICS based on a full-wave rectifier. The solution explained above was based on a half-wave rectifier and, hence, half of the secondary voltage waveform was somehow wasted. Fig. 5 shows the scheme of a flyback converter with an AICS based on a full-wave rectifier.
The operation principle is very similar to the forward-type one. The delaying inductor shortens the effective duty cycle of the positive and negative pieces of the secondary waveform so that the rectified waveform is also delayed, as in a forward-type delayed output. Fig. 6 shows the main waveforms of the delayed output. As can be seen, the voltage across the auxiliary winding used for the delayed output is similar to the voltage across the primary winding of a conventional flyback converter but divided by the turns ration . This waveform will be balanced as in any other winding of the converter (3) being the output voltage of the flyback converter and being the turns ratio of the main output. Nevertheless, this waveform is modified by the effect of the delaying inductor which cuts two pieces of the original waveform during the delay periods of both the positive and the negative parts of the waveform, as can be seen in Fig. 6 . Therefore, the voltage of this delayed output depends on the effective duty cycle , which is the piece of the total duty cycle that really arrives at the output filter (4) being the delayed time and the switching period. Thus, the voltage at the output terminals of this delayed output will be (5) being the voltage across the bulk capacitor (actually, the input voltage of the main dc/dc converter) and being the turns ratio ( being the number of turns of the primary winding and the number of turns of the delayed output winding).
The expression of the effective duty cycle is similar to the forward-type one. However, in this case, we have to take into account that the delay time splits into two parts and each one of them has the following expression: (6) where is the value of the current passing through the filter inductor at the end of the delay time . This inductor is usually larger than the delaying inductor and, in practice, the current does not have a strong ripple and can be considered constant ( (constant) ). Therefore, the output voltage is the following:
being the switching frequency and the output current of the delayed output. It should be noted that this current is also the input current of the converter .
Thus, the equivalent expression also consists of a voltage source (8) and a loss-free resistor (9) As can be seen, the is not a real resistor but just a mathematical expression that behaves as a resistor (the voltage is proportional to the current).
It should be noted that the delaying inductor will be four times smaller than in the case of the forward-type output. Moreover, the other inductor operates at twice the switching frequency and, hence, the size of all the magnetic components of this solution is much smaller than in the previous one. On the other hand, four ultrafast diodes must be used to build the double-wave rectifier instead of two ultrafast diodes as in the forward-type case. In order to meet IEC 1000-3-2 regulations, an angle of 80 was chosen for nominal conditions. The value of the loss-free resistor needed is (2) . From (9), the delaying inductor value is mH. The other inductor should be about four times as large, that is, about 4 mH.
To recycle as little energy as possible, we should choose the appropriate value of . The best possibility is to equal the value of to the peak value of the input voltage at maximum output power and minimum input voltage [1] , [7] . At this operating condition, the conduction angle is at its maximum value . In this case,
From (8), we finally obtain
It should be noted that the value of the maximum duty cycle is selected by the designer and the value of can be calculated solving (2) once the value of is known [ Fig. 4(a) ]. In our case, . With these design parameters, the voltage across the bulk capacitor is much lower. Fig. 7 shows the evolution of this voltage and as can be seen, the maximum value is around 450 V. Taking into account that the converter will always have some load to feed the control circuits, we can use a single 450-V capacitor. Therefore, the size of the converter can be much smaller if we use the full-wave rectifier AICS scheme: the size of the magnetic components is smaller and, in this case, so is the size of the bulk capacitor.
C. Design of the Transformer
In this converter, the design of the transformer is very important because a very good coupling and a very low leakage inductance is needed to properly drive the SR's and to have a good cross-regulation between the two output stages ( 5 V and 5 V). Thus, a planar transformer was designed in order to achieve the desired performances.
The design of this transformer is not obvious at all because of the low power it has to handle. In order to obtain a good efficiency in a wide operating range, the primary inductance should be as high as possible in order to operate in the CCM, even at half load or less. It should be taken into account that a quite large inductance is needed to operate in CCM handling only 3 or 4 W. Therefore, the primary number of turns will be quite large. A very good coupling is needed in order to have a very clean secondary waveform and properly drive the synchronous rectifiers.
At first sight, it may appear as a good idea to interleave the primary winding and the secondary winding a lot. However, at these power levels, parasitic capacitances (mutual capacitance and self-capacitance) have a strong influence on converter performance [8] . On the contrary, the influence of the leakage inductance is not as important as usual because the input current is very small. A good tradeoff between leakage inductance and parasitic capacitances should be obtained in order to have the best possible performance of the transformer. It should be noted that leakage inductance is very low in planar transformers, even if interleaving techniques are not used because of the compact design of these transformers (distances between windings are very small). In order to obtain the best possible configuration, some magnetic modeling design tools were used (PEmag and UoM2T [9] , [10] ). The final configuration of the transformer is shown in Fig. 8 . 
IV. EXPERIMENTAL RESULTS
Prototypes of both types of converters were built and tested. Fig. 9 shows a photograph of Prototype 1 (half-wave rectifier AICS). It was built with a double-sided PCB but two eight-layer PCBs in parallel were used to build all the necessary windings of the transformer. The AICS extra inductors were built with EFD 15 and EFD 20 cores and two 350-V capacitors in series were needed at the input stage.
However, a DO-3316 SMT standard inductor was used to build the delaying inductor of Prototype 2 (double-wave rectifier AICS) and an EE12 core was used to build the filter inductor. As can be seen, the size is much smaller than in Prototype 1. Fig. 10 shows the AICS inductors of both prototypes and we can also see the size of the bulk capacitor. Prototype 1 needed two 22-F 350-V-rated capacitors in series, but Prototype 2 only needed a single 10-F 450-V-rated capacitor.
The efficiency obtained was almost the same on both prototypes and it was quite high (about 80% at nominal conditions); it is shown in Fig. 11(a) . The converters were also tested without the AICS in order to measure the efficiency penalty due to the delayed output. In both cases, the penalty was only about 3-4 points [ Fig. 11(b) ].
The input current waveform at nominal conditions and its harmonic content is shown in Fig. 12 . It can be seen that this waveform complies with IEC 1000-3-2 regulations in Class D. The output voltage dynamic response is as fast as in a conventional flyback converter because the feedback loop can be designed in a similar way. In fact, the AICS does not change the small-signal transfer function too much and, as a consequence, the dynamic response is almost the same.
V. CONCLUSIONS
This paper has presented an active solution to build a lowpower ac/dc converter that complies with IEC 1000-3-2 regulations. Two prototypes of a 12-W flyback converter with syn- chronous rectification and an AICS were built. The first prototype has a conventional AICS based on a half-wave rectifier and the second one has a new type of AICS based on a full-wave rectifier. The performance of both prototypes is very similar, but the size of the second one is much smaller: the delaying inductor is four times smaller and the filter inductor is half as large. Moreover, the capacitor size can also be smaller in the second prototype because the voltage across it is lower. On the other hand, a separate winding is needed for the delayed output as well as four ultrafast diodes instead of two.
The efficiency obtained was very high (up to 83% at the best conditions) and the output voltage regulation is as fast as in a conventional flyback converter. The proposed solution is quite cost effective because it adds a small number of extra components to meet IEC 1000-3-2 regulations: two or four diodes (depending on the case) and two small inductors. It should be noted that there is only one switch and one controller.
